SFERA Archivio dei prodotti della Ricerca dell'Università di Ferrara

BERTOZZI, Davide
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 12.135
EU - Europa 2.343
AS - Asia 1.774
OC - Oceania 10
Continente sconosciuto - Info sul continente non disponibili 5
SA - Sud America 4
AF - Africa 1
Totale 16.272
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 12.127
CN - Cina 1.059
UA - Ucraina 739
TR - Turchia 463
IT - Italia 400
DE - Germania 348
GB - Regno Unito 300
SG - Singapore 214
FI - Finlandia 177
SE - Svezia 155
PL - Polonia 82
AT - Austria 48
FR - Francia 32
BE - Belgio 20
RU - Federazione Russa 16
IN - India 11
ES - Italia 9
CA - Canada 8
AU - Australia 7
ID - Indonesia 6
IR - Iran 5
TW - Taiwan 5
NL - Olanda 4
BR - Brasile 3
EU - Europa 3
MY - Malesia 3
NZ - Nuova Zelanda 3
A2 - ???statistics.table.value.countryCode.A2??? 2
BG - Bulgaria 2
CZ - Repubblica Ceca 2
HK - Hong Kong 2
JP - Giappone 2
KR - Corea 2
RO - Romania 2
AL - Albania 1
BD - Bangladesh 1
CH - Svizzera 1
CO - Colombia 1
DK - Danimarca 1
DZ - Algeria 1
EE - Estonia 1
LU - Lussemburgo 1
NO - Norvegia 1
PK - Pakistan 1
RS - Serbia 1
Totale 16.272
Salva come PNG Salva come JPEG
Città #
Fairfield 1.964
Woodbridge 1.713
Houston 1.132
Ashburn 934
Jacksonville 866
Seattle 779
Ann Arbor 730
Wilmington 668
Cambridge 631
Chandler 631
Izmir 318
Beijing 298
Nanjing 267
Princeton 197
Milan 167
Addison 160
Boardman 160
San Diego 151
Ferrara 130
Singapore 118
Shanghai 88
Warsaw 82
Shenyang 71
Nanchang 62
Hebei 40
Vienna 40
Jiaxing 39
Tianjin 35
Changsha 32
Mountain View 32
Norwalk 29
Redwood City 27
Indiana 24
Zhengzhou 23
Helsinki 22
Auburn Hills 21
London 21
Orange 20
Brussels 19
Jinan 19
Ningbo 19
New York 18
Des Moines 17
Los Angeles 16
San Mateo 16
Washington 16
Falls Church 15
Tappahannock 15
Chicago 11
Kunming 11
Bologna 10
Taizhou 9
Guangzhou 8
Hangzhou 8
Kilburn 8
Verona 8
Dearborn 7
San Francisco 7
Paris 6
Toronto 6
Changchun 5
Lanzhou 5
Philadelphia 5
Yellow Springs 5
Bremen 4
Chiswick 4
Hounslow 4
Jakarta 4
Melbourne 4
Munich 4
Redmond 4
Taipei 4
Frankfurt am Main 3
Kuala Lumpur 3
Lappeenranta 3
New Bedfont 3
Pavullo Nel Frignano 3
Pensacola 3
Settimo Milanese 3
Stockholm 3
Walnut 3
Andover 2
Ardabil 2
Brno 2
Buffalo 2
Castellón 2
Columbia 2
Düsseldorf 2
Florianópolis 2
Haikou 2
Höst 2
Jinhua 2
Karlsruhe 2
Madrid 2
Manchester 2
Ottawa 2
Padova 2
Pekanbaru 2
San Jose 2
Taiyuan 2
Totale 13.108
Salva come PNG Salva come JPEG
Nome #
SSDExplorer: a Virtual Platform for Performance/Reliability-oriented Fine-Grained Design Space Exploration of Solid State Drives 179
Network-on-chip architectures and design methods 159
Contrasting Laser Power Requirements of Wavelength-Routed Optical NoC Topologies Subject to the Floorplanning, Placement, and Routing Constraints of a 3-D-Stacked System 148
A complete electronic network interface architecture for global contention-free communication over emerging optical networks-on-chip 147
Energy-Efficient Network on Chip Design 139
A network model for routing-fault-free wavelength selection in WRONoCs design 139
System interconnect extensions for fully transparent demand paging in low-cost MMU-less embedded systems 133
Ultra-low latency NoC testing via pseudo-random test pattern compaction 131
Increasing Impartiality and Robustness in High-Performance N-Way Asynchronous Arbiters 131
Evolutionary vs. Revolutionary Interconnect Technologies for Future Low-Power Multi-Core Systems 127
Xpipes: a Latency Insensitive Parameterized Network-on-Chip Architecture for Multi-Processor SoCs 125
A cross-layer approach for new reliability-performance trade-offs in MLC NAND flash memories 124
Technology-Aware Communication Architecture Design for Parallel Hardware Platforms 123
Dyafnoc: Dynamically reconfigurable noc characterization using a simple adaptive deadlock-free routing algorithm with a low implementation cost 123
Non-intrusive trace & debug NoC architecture with accurate timestamping for GALS SoCs 122
Cooperative built-in self-testing and self-diagnosis of NOC bisynchronous channels 121
Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints 120
Performance and Reliability Analysis of Cross-Layer Optimizations of NAND Flash Controllers 120
MPARM: Exploring the Multi-Processor SoC Design Space with SystemC 119
Integrated Cross-Layer Solutions for Enabling Silicon Photonics into Future Chip Multiprocessors 119
Performance analysis of arbitration policies for SoC communication architectures 118
Contrasting wavelength-routed optical NoC topologies for power-efficient 3d-stacked multicore processors using physical-layer analysis 118
Partitioning Strategies of Wavelength-Routed Optical Networks-on-Chip for Laser Power Minimization 118
Logic programming approaches for routing fault-free and maximally parallel wavelength-routed optical networks-on-chip (Application paper) 118
Hardware/Software Architecture for Real-Time ECG Monitoring and Analysis Leveraging MPSoC Technology 117
Synergistic use of multiple on-chip networks for ultra-low latency and scalable distributed routing reconfiguration 115
Crossbar replication vs. sharing for virtual channel flow control in asynchronous NoCs: A comparative study 115
State-of-the-Art SoC Communication Architectures 114
A Fast and Accurate Technique for Mapping Parallel Applications on Stream-Oriented MPSoC Platforms with Communication Awareness 114
Allocation and Scheduling for MPSoCs via decomposition and no-good generation 113
Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive 113
Reducing the Abstraction and Optimality Gaps in the Allocation and Scheduling for Variable Voltage/Frequency MPSoC Platforms 111
Designing Network On-Chip Architectures in the Nanoscale Era 111
Allocation and Scheduling for MPSoCs via Decomposition and No-Good Generation 111
A vertically integrated and interoperable multi-vendor synthesis flow for predictable noc design in nanoscale technologies 111
Capturing the interaction of the communication, memory and I/O subsystems in memory-centric industrial MPSoC platforms 110
A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems 110
Network-on-chip architectures and design methods 109
The design predictability concern in optical network-on-chip design 109
OSR-Lite: Fast and deadlock-free NoC reconfiguration framework 109
Power efficiency of wavelength-routed optical NoC topologies for global connectivity of 3D multi-core processors 109
Exploring Communication Protocols for Optical Networks-on-Chip based on Ring Topologies 109
Analysis of reliability/performance trade-off in Solid State Drives 109
NoC synthesis flow for customized domain specific multiprocessor systems-on-chip 108
Flexible DOR Routing for Virtualization of Multicore Chips 108
Contrasting Power Efficiency of Contention Resolution vs. Avoidance Strategies in Optical Ring Interconnects for Photonically-Integrated Embedded Systems 108
Correlating Power Efficiency and Lifetime to Programming Strategies in RRAM-Based FPGAs 108
Designing Regular Network-on-Chip Topologies under Technology, Architecture and Software Constraints 107
Process Variation and Layout Mismatch Tolerant Design of Source Synchronous Links for GALS Networks-on-Chip 107
Process Variation Tolerant Pipeline Design Through a Placement-Aware Multiple Voltage Island Design Style 106
Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain 106
Resource Management Policy Handling Multiple Use-Cases in MPSoC Platforms Using Constraint Programming 105
Efficient Implementation of Distributed Routing Algorithms for NoCs 105
Non Volatile Memory Partitioning Scheme for Technology-based Performance-Reliability Trade-off 105
SSDExplorer: A virtual platform for fine-grained design space exploration of Solid State Drives 105
Spice-Accurate SystemC Macromodels of Noisy On-Chip Communication Channels 105
Variation tolerant NoC design by means of self-calibrating links 105
NoC-centric partitioning and reconfiguration technologies for the efficient sharing of multi-core programmable accelerators 105
A Cooperative, accurate solving framework for optimal allocation, scheduling and frequency selection on energy-efficient MPSoCs 105
Communication-Aware Allocation and Scheduling Framework for Stream-Oriented Multi-Processor Systems-on-Chip 104
Dynamically Reconfigurable NoC using a deadlock-free flexible routing algorithm with a low hardware implementation cost 104
Bringing Network-on-Chip Links to 45nm 103
Network Interface Sharing Techniques for Area Optimized NoC Architectures 103
Abstract Modelling of Switching Elements for Optical Networks-on-Chip with Technology Platform Awareness 103
Cost-Effective Contention Avoidance in a CMP with Shared Memory Controllers 103
Guided participatory research on parallel computer architectures for k-12 students through a narrative approach 103
A Built-In Self-Testing Framework for Asynchronous Bundled-Data NoC Switches Resilient to Delay Variations 103
Application-specific power-aware workload allocation for voltage scalable MPSoC platforms 102
Energy-Reliability Trade-Off for NoCs 102
Power aware network interface management for streaming multimedia 102
Exploiting Network-on-Chip Structural Redundancy for A Cooperative and Scalable Built-In Self-Test Architecture 102
Contrasting Topologies for Regular Interconnection Networks under the Constraints of Nanoscale Silicon Technology 102
Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework. 102
An asynchronous NoC router in a 14nm FinFET library: Comparison to an industrial synchronous counterpart 102
SystemC cosimulation and emulation of multiprocessor SoC designs 101
Assessing Fat-Tree Topologies for Regular Network-on-Chip Design under Nanoscale Technology Constraints 101
A fast algorithm for runtime reconfiguration to maximize the lifetime of nanoscale NoCs 101
Improved Utilization of NoC Channel Bandwidth by Switch Replication for Cost-Effective Multi-processor Systems-on-Chip 101
Power efficiency of switch architecture extensions for fault tolerant NoC design 101
Energy-Efficient Multi-Processor Systems-on-Chip for Embedded Computing: Exploring Programming Models and their Architectural Support 101
Networks-on-Chip: Emerging Research Topics and Novel Ideas 100
Control- and Data-Path Decoupling in the Design of a NoC Switch: Area, Power and Performance Implications 100
Power-Optimal RTL Arithmetic-Unit Soft-Macro Selection Strategy for Leakage-Sensitive Technologies 100
Self-Calibrating Source Synchronous Communication for Delay Variation Tolerant GALS Network-on-Chip Design 100
Bottom-Up Abstract Modelling of Optical Networks-on-Chip: From Physical to Architectural Layer 100
Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline 100
Architecture design principles for the integration of synchronization interfaces into Network-on-Chip switches 99
Moonrake Chip - GALS Demonstrator in 40 nm CMOS Technology 99
null 99
Optimizing built-in pseudo-random self-testing for network-on-chip switches 99
Error control schemes for on-chip communication links: the energy-reliability tradeoff 98
Capturing topology-level implications of link synthesis techniques for nanoscale networks-on-chip 98
null 98
Battery Lifetime Optimization for Energy-Aware Circuits 97
Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing 96
Variability compensation for full-swing against low-swing on-chip communication. 96
Exploiting structural redundancy of SIMD accelerators for their built-in self-testing/diagnosis and reconfiguration. 96
Energy-efficient and reliable low-swing signaling for on-chip buses based on redundant coding 95
Allocation, Scheduling and Voltage Scaling on Energy Aware MPSoCs 95
Transport protocol optimization for energy efficient wireless embedded systems 95
Totale 11.044
Salva come PNG Salva come JPEG
Categoria #
all - tutte 66.859
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 7.080
Totale 73.939
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2019/20204.176 636 158 156 632 310 464 351 403 347 395 248 76
2020/20212.519 193 206 143 293 114 364 105 337 58 356 227 123
2021/20222.065 104 204 206 21 75 118 118 96 59 161 245 658
2022/20231.732 202 21 49 205 263 249 161 177 225 16 100 64
2023/2024776 90 116 49 26 59 77 40 60 5 22 17 215
2024/202599 99 0 0 0 0 0 0 0 0 0 0 0
Totale 16.555