The effectiveness of IDDQ testing for bridging faults in CMOS ICs can be decreased if break faults are present in the circuit. The robustness to such invalidation is investigated here, leading to claims for a better test pattern generation for IDDQ testing. As for the proposed solution, test vectors that activate a larger number of different current paths can build a more robust test sequence.
IDDQ Test Invalidation by Break Faults
OLIVO, Piero
1996
Abstract
The effectiveness of IDDQ testing for bridging faults in CMOS ICs can be decreased if break faults are present in the circuit. The robustness to such invalidation is investigated here, leading to claims for a better test pattern generation for IDDQ testing. As for the proposed solution, test vectors that activate a larger number of different current paths can build a more robust test sequence.File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in SFERA sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
