We describe a VLSI-based processing system performing X-Y coincidence at a very high rate in the synchronous mode. The processor has been designed for applications in digital mammography with two-sided μ-strip silicon detectors but can be used to provide the computational section of any imaging system that needs fast coincidence. The VLSI chip has been successfully tested on a 32 + 32 channels DAQ chain.
A high-rate X-Y coincidence VLSI system for 2-D imaging detectors
GAMBACCINI, Mauro;TRIPICCIONE, Raffaele
1997
Abstract
We describe a VLSI-based processing system performing X-Y coincidence at a very high rate in the synchronous mode. The processor has been designed for applications in digital mammography with two-sided μ-strip silicon detectors but can be used to provide the computational section of any imaging system that needs fast coincidence. The VLSI chip has been successfully tested on a 32 + 32 channels DAQ chain.File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in SFERA sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
