

# Assessing the forming temperature role on amorphous and polycrystalline HfO<sub>2</sub>-based 4kbit RRAM arrays performance

E. Perez<sup>1,\*</sup>, L. Bondesan<sup>2</sup>, A. Grossi<sup>2</sup>, C. Zambelli<sup>2</sup>, P. Olivo<sup>2</sup>, Ch. Wenger<sup>1</sup>

<sup>1</sup>IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany

<sup>2</sup> Università degli Studi di Ferrara, Dip. di Ingegneria, Via Saragat 1, Ferrara, 44122, Italy

\*E-mail address of corresponding author: perez@ihp-microelectronics.com

# **Abstract**

The impact of temperature during the forming operation on the electrical cells performance and the post-programming stability were evaluated in amorphous and polycrystalline HfO<sub>2</sub>-based arrays. Forming (between -40 and 150 °C), reset and set (at room temperature) operations were applied using the incremental step pulse with verify algorithm (ISPVA). The improvements achieved on the forming operation in terms of time and voltages reduction do not impact on the subsequent reset/set results. ISPVA perturbations in LRS/HRS current distributions are almost negligible after the first reset/set operation. In this study the best improvement in forming operation is achieved in polycrystalline samples at 80 °C.

# **Keywords**

RRAM, 4kbit-array, amorphous HfO<sub>2</sub>, polycrystalline HfO<sub>2</sub>, temperature impact, forming

# 1. Introduction

Resistive Random Access Memories (RRAM) based on HfO<sub>2</sub> is one of the most promising technology candidates for replacing Flash memories [1]. This technology has shown fast low-power switching operations, high-integration density [2], and compatibility with CMOS processes [3]. The choice of a proper Metal-Insulator-Metal (MIM) technology for RRAM cells, exhibiting good uniformity and low switching voltages, is still a key issue for array structures fabrication and reliable electrical operation. Such a process step is mandatory to bring this technology to a maturity level.


RRAM behavior is based on the electrical modification of the conductance of a MIM stack: the set operation moves the cell into a Low Resistive State (LRS), whereas reset operation brings the cell back to a High Resistive State (HRS) [4]. In order to activate the resistive switching behavior, the RRAM cells require a preliminary forming operation [3]. This initial operation plays a fundamental role in determining the subsequent devices performance [5].

In this work, the forming operation was performed at different temperatures on 4kbits arrays in order to study its impact on the cells performance and on the post-programing stability. Amorphous and polycrystalline HfO<sub>2</sub>-based cells were characterized in order to figure out whether the dielectric technology plays a fundamental role in the results.

# 2. Experimental

The measurements were performed on 4 kbits memory devices, as Fig. 1(a) shows. Each cell is a 1T-1R RRAM single device constituted by a select

NMOS transistor manufactured in 0.25  $\mu m$  BiCMOS technology. Such a transistor also sets the current compliance. Its drain is in series to a variable resistor connected to the bitline (BL). The variable resistor is a MIM device integrated on the metal line 2 of the CMOS process. The cross-sectional TEM image of the integrated RRAM cell is shown in Fig. 1(b). The MIM resistor is a TiN/HfO<sub>2</sub>/Ti/TiN stack of 150 nm TiN layers deposited by magnetron sputtering, a 7 nm Ti layer (under TiN top electrode), and an 8 nm HfO<sub>2</sub> layer grown by two different Atomic Vapor Deposition (AVD) processes resulting either in amorphous (A-array) and polycrystalline (P-array) HfO<sub>2</sub> films. The resistor area is equal to 0.4  $\mu$ m<sup>2</sup>.






Fig.1: Photo of 4kbit memory array (a) and cross-sectional TEM image of the 1T-1R integrated cell (b).

In order to control the formation and rupture of the conductive filament (CF), the Incremental Step Pulse with Verify Algorithm (ISPVA) [6] is applied instead of a simple DC voltage sweep [7]. The ISPVA technique consists of a sequence of increasing voltage pulses (Fig. 2) on the BL during set and forming operations, whereas this sequence is applied on the source line (SL) during reset operation:  $t_{pulse} = 10 \mu s$ ,  $t_{\text{fall/rise}} = 1~\mu\text{s}.$  The amplitude of the pulses in reset and set operations ranges between  $V_{pulse} = 0.2-3 \text{ V}$ increasing with 0.1 V, whereas in forming ranges between  $V_{pulse} = 2-5$  V increasing with 0.01 V. The applied transistor gate voltage values through the wordline (WL) were 2.7 V for reset and 1.4 V for set and forming. After every pulse a Read-verify operation is performed with  $V_{WL} = 1.4 \text{ V}$ ,  $V_{read} = 0.2$ V (applied over the BL) for 10 µs. When the Read current reaches the target value of 18 µA the set and forming operations are stopped, whereas the reset operation is stopped when the target value of 6 µA is achieved. Forming operation was performed in the temperature range from -40 to +150 °C, whereas reset and set operations were performed at room temperature.




Fig.2: Schematic illustration of the Incremental Step Pulse with Verify Algorithm (ISPVA).

### 3. Results and discussion

The impact of the temperature onto the forming yield (defined as the cell percentage showing a read verify current after forming over 18  $\mu$ A) in A-array and P-array is illustrated in Fig. 3. A-array shows a strong temperature dependency, the yield is increasing with raising temperature, achieving a value of about 95 % at 150 °C. In contrast, the yield in P-array is almost temperature independent, achieving its best value (about 96 %) at 80 °C.




Fig.3: Forming Yield as function of temperature in Amorphous and Polycrystalline arrays.

Fig. 4 shows the cumulative distributions of the currents just after the filament forming. Although in both arrays higher temperatures lead to more compact distributions of currents, this temperature impact is stronger in A-array. According to Raghavan [8] grain boundaries (GB) in polycrystalline oxides serve as a sink of oxygen vacancies to segregate to. Therefore, in P-array the percolation path formation depends more strongly on the GB distribution, whereas in A-array the thermal excitation in the oxide matrix plays a more fundamental role. The nMOS transistor integrated in the 1T-1R device was investigated separately in Perez et al [9]. Its results ensure that the temperature impact on the current characteristics is solely caused by the MIM resistor.




Fig.4: Current cumulative probabilities just after forming at the selected temperature values in A-array (a) and P-array (b).

Fig. 5 illustrates the cumulative distributions of the forming voltages. The voltages required to form the cells in A-array decrease with temperature, but independently of the temperature these distributions remain between 3 and 5 V. A similar temperature trend is shown in P-array below 80 °C. In contrast to the A-array, at 80 °C the number of cells formed achieves almost 100 % using voltages lower than 3 V.




Fig.5: Forming voltage cumulative probabilities at the selected temperature values in A-array (a) and P-array (b).

Increasing the temperature during the forming step supports the CF formation (especially in P-array) and reduces the cell-to-cell variability leading to narrower current distributions [10].

However, as shown in Fig. 6 and 7, the temperature dependencies found in forming operation disappear after the first reset/set operation at room temperature. Current and voltage distributions are essentially the same regardless of the forming temperature. Therefore, the time consumption of forming operation can be strongly reduced increasing the temperature with no impact in the subsequent cells performance. The optimal conditions for the forming operation were found in P-Array at 80 °C, with the best forming yield and the strongest reduction of forming voltages.




Fig.6: HRS and LRS current cumulative probabilities after reset and set operations, respectively, in A-array (a) and P-array (b).

In order to evaluate the post-programming stability, a read-out operation is performed at the end of the ISPVA in forming, reset and set operations [11]. The current distributions in forming are illustrated in Fig. 8. In both A-array and P-array a few so-called cross-bit cells (cells which current values shifted beyond the threshold value) are detected. The number of cross-bit cells is more impacted by temperature in A-array than in P-array. This result is in line with the temperature dependence of current distributions previously reported.




Fig.7: Reset and set voltage cumulative probabilities at the selected temperature, respectively, in A-array (a) and P-array (b).




Fig.8: Current cumulative probabilities at the end of ISPVA forming operation, respectively, in A-array (a) and P-array (b).

However, these ISPVA perturbations in LRS current distributions almost disappear after the first reset/set operation at room temperature, as shown in Fig. 9. For instance, a reduction of about 15 % takes place in P-array. In the HRS this value remains

always below 5 %. Therefore, post-programming ISPVA pulses applied on the cells do not have any remarkable impact in the performance.




Fig.9: HRS and LRS current cumulative probabilities at the end of ISPVA reset and set operation, respectively, in A-array (a) and P-array (b).

#### 4. Conclusions

The impact of temperature on the electrical cell performance during the forming operation has been investigated in 4kbits HfO<sub>2</sub>-based arrays. Increasing the temperature, the forming yield is improved, the cell-to-cell variability reduced and the voltage values required to create the CF are lower. After the first reset/set operation the impact of temperature and post-programmed current shift disappears, namely cells performance is not effectively impacted by the temperature used during the forming operation. Therefore, the time required by the forming can be reduced raising temperature with no impact in the cells performance. P-array shows the best results achieved at 80 °C.

# Acknowledgements

This work was supported by ENIAC Joint Undertaking 2013-2, PANACHE under Grant 621217.

#### References

[1] Q. Lv, S. Wu, J. Lu, M. Yang, P. Hu, and S. Li, "Conducting nanofilaments by oxygen vacancy migration in Ti/TiO<sub>2</sub>/TiN/MgO memristive device", J. Appl. Phys. vol. 110, p. 104511, 2011

- [2] H.-Y. Lee, P.-S. Chen, C.-C. Wang, S. Maikap, P.-J. Tzeng, C.-H. Lin, L.-S Lee, and M.-J. Tsai, "Low-Power Switching of Nonvolatile Resistive Memory Using Hafnium Oxide", Jpn. J. Appl. Phys. vol. 46, pp. 2175-2179, (2007)
- [3] B. Govoreanu, G.S. Kar, Y. Chen, V. Paraschiv, S. Kubicek, A. Fantini, I.P. Radu, L. Goux, S. Clima, R. Degraeve, N. Jossart, O. Richard, T. Vandeweyer, K. Seo, P. Hendrickx, G. Pourtois, H. Bender, L. Altimine, D.J. Wouters, J.A. Kittl, and M. Jurczak, "10x10nm² Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation", in Proceedings of the IEEE International Electron Devices Meeting (Washington DC, USA), pp. 31.6.1-31.6.4, 2011
- [4] C. Zambelli, A. Grossi, P. Olivo, D. Walczyk, T. Bertaud, B. Tillack, T. Schoreder, V. Stikanov, and C. Walczyk, "Statistical analysis of resistive switching characteristics in ReRAM test arrays", in Proceedings of the IEEE International Conference on Microelectronic Test Structures (Udine, Italy), pp. 27-31, 2014
- [5] G. Bersuker, D.C. Gilmer, D. Veksler, P. Kirsch, L. Vandelli, A. Padovani, L. Larcher, K. McKenna, A. Shluger, V. Iglesias, M. Porti, and M. Nafría, "Metal oxide resistive memory switching mechanism based on conductive filament properties", J. Appl. Phys. vol. 110 p. 124518, 2011
- [6] F.T. Chen, H.Y. Lee, Y.H. Chen, Y. Hsu, L. Zhang, P.S. Chen, W. Chen, P. Gu, W. Liu, S. Wang, C.-H. Tsai, S.-S Sheu, M.-J. Tsai, and R. Huang, "Resistance switching for RRAM applications", Sci. China Inf. Sci. vol. 54, pp. 1073-1086, 2011
- [7] A. Grossi, C. Zambelli, P. Olivo, E. Miranda, V. Stikanov, Ch. Walczyk, and Ch. Wenger, "Electrical Characterization and modeling of pulse-based forming techniques in RRAM arrays", Solid State Electron. vol. 115, pp. 17-25, 2016
- [8] N. Raghavan, "Application of the defect clustering model for forming, SET and RESET statistics in RRAM devices", Microelectron. Reliab. vol. 64, pp. 54-58, 2016
- [9] E. Perez, Ch. Wenger, A. Grossi, C. Zambelli, P. Olivo, R. Roelofs, "Impact of temperature on conduction mechanisms and switching parameters in HfO2-based 1T-1R resistive random access memories devices", J. Vac. Sci. Technol. B vol. 35, p. 01A103, 2017
- [10] B. Butcher, G. Bersuker, K.G. Young-Fisher, D.C. Gilmer, A. Kalantarian, Y. Nishi, R. Geer, P.D. Kirsch, and R. Jammy, "Hot Forming to Improve Memory Window and Uniformity of Low-Power HfO<sub>x</sub>-Based RRAMs", in Proceedings of the IEEE IMW (Milan, Italy), pp. 1-4, 2012
- [11] A. Fantini, G. Gorine, R. Degraeve, L. Goux, C.Y. Chen, A. Redolfi, S. Clima, A. Cabrini, G. Torelli, and M. Jurczak, "Intrinsic Program Instability in HfO2 RRAM and consequences on program algorithms", in Proceedings of the IEEE International Electron Devices Meeting (Washington DC, USA), pp. 7.5.1-7.5.4, 2015