This chapter illustrates on-chip networks as the long term solution to the problem of on-chip communication. At first the basic building blocks of an NoC architecture are illustrated by recalling the architecture of real prototypes. Then, the performance and power efficiency of application-specific network-on-chip solutions is proved through a number of experimental results.
Network-on-Chip Design for Gigascale Systems-on-Chip
BERTOZZI, Davide;
2005
Abstract
This chapter illustrates on-chip networks as the long term solution to the problem of on-chip communication. At first the basic building blocks of an NoC architecture are illustrated by recalling the architecture of real prototypes. Then, the performance and power efficiency of application-specific network-on-chip solutions is proved through a number of experimental results.File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in SFERA sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
